

Figure 1

Control Flow Graph Of Program




Figure 2

Control Flow Graph Of Program





Figure 3

TOUCH INSTRUCTION FORMAT



The Branch Action Can Be One Of The Following Values:

- T = The Branch Is Taken**
- N = The Branch Is Not-Taken**
- D = The Branch Can Either Be Taken Or Not-Taken, 'Don't Care'**

Prefetch Address Can Denote A Base Register + Displacement or
A Relative Offset From the Touch Instruction

Figure 4

60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30




Figure 5

Pending Branch Prediction Logic




Figure 6

BRANCH HISTORY QUEUE

From Branch E-Unit

400

New Branches Enter From Top

985

Branch Address Information Field

410

Branch History Mask Field

420

411 Branch Address 1

421
----- x_n

Branch Address 2

----- $x_{n-1}x_n$

Branch Address 3

----- $x_{n-2}x_{n-1}x_n$

Branch Address N-1

----- $x_2 \dots x_{n-2}x_{n-1}x_n$

Branch Address N

$x_1x_2 \dots x_{n-2}x_{n-1}x_n$

For Each New Branch Entering The Queue Four Events Occur

1. All Branch Addresses And Branch History Information Are Pushed Down One Position In The Queue.
2. All Branch History Masks Are Shifted Left One Bit.
3. The New Branch Address Is Placed In The First Position Of The Queue, Branch-Address-1.
4. The Branch Action (Taken/Not-Taken) Of The New Branch Is Placed As The Right Most Bit To All Branch History Masks.

When Complete, The Branch History Mask Is N Bits Wide

**1 = Branch Was Taken
0 = Branch Was Not-Taken**


Old Branches Leave From Bottom And Save Branch History Mask In BHT

990

To Branch Prediction Mechanism

Figure 7

PENDING BRANCH PREDICTION QUEUE



Branch History Mask Records The Branch Action Of Last N Branches

1 = Taken
0 = Not-Taken

Branch Address Information

Address Of Predicted Branch Detected During Branch Prediction

Target Address Information

Predicted Target Address of Branch Detected During Branch Prediction

Valid Bit

1 = Valid
0 = Invalid

Figure 8

Branch Prediction Mechanism Hit Logic

190




Figure 9

Branch Decode Logic




Figure 10

Touch Instruction Decode Logic




Figure 11

Branch Mask Compare Logic





Figure 12

Touch Instruction Information Block Format

170



Branch Mask = Branch Mask Contained In Touch Instruction

Branch IID = Instruction Identifier Of Last Branch Decoded

BMVB = Branch Mask Validation Bit

Execution Information = Address Of Item To Prefetch, ...

Figure 13

Branch Execute Logic

175




Figure 14

Touch Instruction Execution Unit




Figure 15